In view of the Unsigned Declaration as filed with this application and pursuant to 37 CFR §1.53(f), Applicant requests deferral of the filing fee until submission of the Missing Parts of Application.

DO NOT CHARGE THE FILING FEE AT THIS TIME.

Paul C. Haughey Telephone: Facsimile: (415) 576-0200 (415) 576-0300

Reg No.: 31,836 Attorneys for Applicant

PA 3058181 v1

PATENT APPLICATION

UART AUTOMATIC HALF-DUPLEX DIRECTION CONTROL WITH PROGRAMMABLE DELAY

Inventor(s):

Sun Man Lo, a citizen of the United States residing at 885 North Redwood Avenue, San Jose, CA 95128

Glenn Wegner, a citizen of United States, residing at 10200 Hillcrest Road, Cupertino, CA 95014

Assignee:

Exar Corporation 48720 Kato Road Fremont, CA 94538

Entity:

Small business concern

5

10

15

20

25

30

UART AUTOMATIC HALF-DUPLEX DIRECTION CONTROL WITH PROGRAMMABLE DELAY

BACKGROUND OF THE INVENTION

The present invention relates to universal asynchronous receivertransmitters (UARTs), and in particular to setting a delay between a last transmission and the reception of data.

UARTs are used in many communications applications to convert data streams from parallel to serial, enabling a serial data stream to communicate with a central processing unit or CPU. UARTs have increased in complexity over the years, with a single UART being able to serve multiple channels.

In operation, a typical FIFO will transmit data until its first-in, first-out (FIFO) transmit buffer is empty. It will then send a control signal indicating it is ready to receive data, the receive transmit signal (RTS). A complication that arises is that the data emptied from the buffer is shifted out onto the serial communication line via a shift register. In addition to the buffer being emptied, time must be allowed for the last word to shift through the shift register.

In addition, an amount of time must be allowed for the transmission time for the last word over the transmission line. This time can vary depending upon the length of the transmission line, its quality, the termination impedance, etc. Accordingly, most communication channels have a built-in delay which allows sufficient delay for a worst case of this combination of events. The delay is typically timed from the TxRDY signal, which is generated from the start bit of the last word. Thus, the delay is from this start bit. Even the word length can vary in some applications, thus this produces another variation in the amount of delay needed.

Some users have desired to customize their applications to shorten this delay where they know they have a short transmission line, good quality, etc. In one known embodiment, this is done by using a programmable logic array (PAL) connected on a board to the UART, with discreet resistors being used to set the delay time. The RTS signal is intercepted, delayed appropriately using the TxRDY signal, and then allowed to proceed after the delay (which is set by the external PAL circuit and discreet resistors). It would be desirable to simplify and improve the accuracy of such a programmable delay.

5

10

15

20

SUMMARY OF THE INVENTION

The present invention provides a UART with a FIFO buffer. A circuit detects a last word transmitted from the FIFO buffer. A transmitter empty circuit generates an internal transmitter empty signal when the last word transmitted from the FIFO buffer is detected. A delay circuit delays generation of the RTS signal for a programmable time delay from the transmitter empty signal. The time delay is set by a register that is programmable by the user. The invention thus provides the programmable delay on the same chip as the UART.

Preferably, the transmitter empty signal is an internal signal triggered from a stop bit of the last word, rather than the TxRDY signal generated from the start bit. Thus, this will automatically account for variations in word length.

Preferably, the programmable register is a shadow register which is a portion of a read only register used by the user and already in place on the UART. This eliminates the need for adding an additional register. In one embodiment, this is the first four bits of a modem status register.

In still another aspect of a preferred embodiment, the UART supports a plurality of channels. Preferably, at least eight channels are supported. Each channel will have its own FIFO transmit buffer and a circuit for detecting the last word and generating a RTS signal. The delay circuit is common to all of the channels, and can be shared among the multiple channels. Similarly, the programmable register is a single programmable register used for the delay for all the channels. In an alternate embodiment, each channel, or subgroups of channels could have their separate delay circuit and programmable delay so that a single UART could provide different delays depending upon the different channel transmission line characteristics, as determined by the user.

For a further understanding of the nature and advantages of the invention, reference should be made to the following description taken in conjunction with the accompanying drawings.

30

25

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a UART incorporating the present invention.

Fig. 2 is a block diagram of the delay circuitry connected to one channel of the UART of Fig. 1.

Fig. 3 is a timing diagram illustrating the delay timing in an embodiment of the invention.

Fig. 4 is a block diagram of the programmable delay register as a shadow register is one embodiment of the invention.

5

10

15

20

25

DESCRIPTION OF THE SPECIFIC EMBODIMENTS

Fig. 1 is a block diagram of a UART 10. The UART includes eight channels 12. Channel 0 indicates the internal circuitry for that channel, which is not shown but would be the same for the other eight channels. In particular, it has a 64-bit transmit first in/first out (FIFO) buffer 14 and a 64-byte receive FIFO 16. The channel also includes other control circuitry and registers. The channels interface via I/O lines 18 to serial data communication lines. The data can be provided through an internal bus 20 to an internal FIFO manager 22. The FIFO manager provides the data in both directions through a second internal bus 24 to a PCI local bus interface 26. This interfaces with a PCI bus 28.

Directly accessible by the PCI local bus interface 26 are a series of device configuration registers 30.

Fig. 2 is an embodiment of the delay circuitry of the invention for one of the channels of Fig. 1. A transmit FIFO 14 is shown, with the transmitted bits being transmitted through a shift register 40 to the transmit pin (TXO) 42 of the UART. A transmit ready signal (TXRDY) on a pin 44 is generated from the last word in FIFO 14, from the start bit of the word. The present invention adds a stop bit detector circuit 46 which detects the last word from FIFO 14 and also detects the stop bit from shift register 40. When the stop bit is detected, it is provided to a programmable counter 48. The programmable counter counts down the amount of time as set by programmable register 50, which stores the user set programmable delay. When this count is reached, a signal is provided through a buffer 52 to RTS pin 54.

For multiple channels, the programmable register is shared, but the rest of the circuitry is duplicated in each of the channels.

30

Fig. 3 illustrates the timing of the invention. A last word 56 is illustrated having a start bit 58 and a stop bit 60. In existing UARTs, the TXRDY signal is generated from start bit 58. Since the length of last word 56 can vary, existing systems need to account for this possible variation in word length and have the delay appropriately some time after that maximum word length. The present invention, on the other hand,

5

10

15

20

25

generates a signal which is triggered off the stop bit 60. This signal, designated herein as a transmitter empty signal, is generated at a point 62. The delay circuitry shown in Fig. 2 will delay this until a point 64, with the delay being programmable by the user.

Fig. 4 shows an embodiment of the programmable delay register 50 of Fig. 2 as a delay shadow register. The shadow register is a shadow register to the modem status register 64. As a shadow register, the same address lines 66 address both registers at the same register address. However, the data lines 68 are configured to be read from register 64 through a buffer 70 in response to a read signal. However, a write signal provides the data to shadow register 50 through a buffer 72. Thus, the address space which is only used for reading purposes by the user can also serve, in response to a write by the user, to set the delay. The user does not need to read back the delay signal, so it is simply used as an output internally to the programmable counter of Fig. 2.

The present invention thus allows the user to account for variations in the word length in the FIFO buffer. This word length can vary, for instance, from 7-12 bits in some embodiments. In addition, the user can programmably set the amount of delay appropriate for the particular configuration used by the user. This configuration may vary depending upon the length of the transmission line, the quality of the transmission line, the quality of the termination impedance, the noise environment affecting the signal quality, etc.

As will be understood by those of skill in the art, the present invention can be embodied in other specific forms without departing from the essential characteristics thereof. For example, instead of the delay register and circuitry being shared by multiple channels, a separate delay circuit and register could be used for each subset of four channels. Alternately, each channel could have its own delay register in an alternate embodiment. In addition, alternate register locations could be used. Accordingly, the foregoing description is intended to be illustrative, but not limiting, of the scope of the invention which is set forth in the following claims.

WHAT IS CLAIMED IS:

1	1. A universal asynchronous receiver transmitter (UART) comprising:
2	a first-in, first-out (FIFO) buffer;
3	a circuit for detecting a last word transmitted from said FIFO buffer;
4	a transmitter empty circuit for generating a transmitter empty signal on a
5	transmitter empty control line when a last word transmitted from said FIFO buffer is
6	detected;
7	a delay circuit for delaying generation of said transmitter empty signal for
8	a programmable delay time; and
9	a programmable register for setting said programmable delay time.
1	2. The UART of claim 1 wherein said transmitter empty signal is an
2	internal signal triggered from a stop bit of said last word.
1	3. The UART of claim 1 wherein said programmable register comprises a
2	shadow register which is a write-only portion of a register only read by a user.
1	4. The UART of claim 3 wherein said write-only portion comprises the
2	first 4 bits of a modem status register.
1	5. The UART of claim 1 wherein said programmable register is a four bit
2	register.
1	6. The UART of claim 1 further comprising:
2	a plurality of channels, each channel having said FIFO buffer, said circuit
3	for detecting a last word and said transmitter empty circuit; and
4	said delay circuit and said programmable register being a single circuit and
5	register connected to control the delay of said transmitter empty signal for each of said
6	channels.
1	7. A universal asynchronous receiver transmitter (UART) comprising:
2	a first-in, first-out (FIFO) buffer;
3	a circuit for detecting a last word transmitted from said FIFO buffer;
4	a transmitter empty circuit for generating a transmitter empty signal on a
5	transmitter empty control line when a last word transmitted from said FIFO buffer is

6	detected, wherein said transmitter empty signal is an internal signal triggered from a stop		
7	bit of said last word;		
8	a delay circuit for delaying generation of said transmitter empty signal for		
9	a programmable delay time;		
10	a programmable register for setting said programmable delay time,		
11	wherein said programmable register comprises a shadow register which is a write-only		
12	portion of a register only read by a user;		
13	a plurality of channels, each channel having said FIFO buffer, said circuit		
14	for detecting a last word and said transmitter empty circuit; and		
15	said delay circuit and said programmable register being a single circuit and		
16	register connected to control the delay of said transmitter empty signal for each of said		
17	channels.		
1	8. The UART of claim 3 wherein said write-only portion comprises the		
2	first 4 bits of a modem status register.		
1	9. The UART of claim 1 wherein said programmable register is a four bit		
2	register.		
1	10. The UART of claim 7 further comprising at least 8 of said channels.		


UART AUTOMATIC HALF-DUPLEX DIRECTION CONTROL WITH PROGRAMMABLE DELAY

ABSTRACT OF THE DISCLOSURE


A UART with a FIFO buffer is provided. A circuit detects a last word transmitted from the FIFO buffer. A transmitter empty circuit generates a transmitter empty signal (RTS) when the last word transmitted from the FIFO buffer is detected. A delay circuit delays generation of the RTS signal for a programmable time delay. The time delay via a register that is programmable by the user. The invention thus provides the programmable delay on the same chip as the UART.


10


PA 3056726 v1



F16.1







F16, 4

Attorney Docket No.: 10262-013100US

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **UART AUTOMATIC HALF-DUPLEX DIRECTION CONTROL WITH PROGRAMMABLE DELAY** the specification of which is attached hereto.

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56. I claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

LT

Country	Application No.	Date of Filing	Priority Claimed Under 35 USC 119

Libereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

Application No.	Filing Date

I claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application No.	Date of Filing	Status

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Paul C. Haughey, Reg. No. 31,836

Send Correspondence to:	Direct Telephon	e Calls to:
Paul C. Haughey	(Name, Reg. No., Telephone No.)	
TOWNSEND and TOWNSEND and CREW LLP	Name:	Paul C. Haughey
Two Embarcadero Center, 8th Floor	Reg. No.:	31,836
San Francisco, California 94111-3834	Telephone:	650-326-2400

Attorney Docket No.: 10262-013100US

Full Name of Inventor 1:	Last Name: LO	First Name: SUN	Middle Name or I	nitial.
Residence & Citizenship:	City: San Jose	State/Foreign Country: California	Country of Citizen United States	
Post Office Address:	Post Office Address: 885 North Redwood Avenue	City: San Jose	State/Country: California	Postal Code: 95128
Full Name of Inventor 2:	Last Name: WEGNER	First Name: GLENN	The state of militar.	
Residence & Citizenship:	City: Cupertino	State/Foreign Country: California	Country of Citizer United States	•
Post Office Address:	Post Office Address. 10200 Hillcrest Road	City: Cupertino	State/Country: California	Postal Code. 95014

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1	Signature of Inventor 2
SUN MAN LO	GLENN WEGNER
Date	Date
PA 3058226 v1	